Two new low voltage Schmitt trigger circuits are presented which use dynamic body-bias technique. The first circuit is designed for operation at 1 V. The second circuit, derived from the first circuit, is designed for operation at 0.4 V. Experimental results for the new Schmitt trigger circuits are presented.
Introduction: Schmitt trigger circuits are widely used for waveform shaping under noisy conditions in electronic circuits [1, 2] . In VLSI circuits, they are often used at the chip input side and as single-ended receivers in DRAMs [3, 4] . The hysteresis in a Schmitt trigger offers better noise margin and noise stable operation. With proliferation of portable devices, low power circuits are extremely desirable. In a recent work [5] , a low power Schmitt trigger circuit design is reported for 3 V operation. The cascade architecture used in this design limits lowering the operating voltage. In this Letter, we report novel Schmitt trigger circuit designs in CMOS for operation at 1 V and below using a dynamic body-bias method [6] . Fig. 1 shows the proposed 1 V Schmitt trigger circuit. In this design, a dynamic body-bias is applied to a simple CMOS inverter circuit, whereby the threshold voltages of the two MOSFETs can be changed, thus changing the switching voltage. The operation of the circuit of Fig. 1 can be described as follows. First, the values of bias voltages V bias,p and V bias,n are, respectively, set externally to values (ÀjV thp3 j þ 0.1) V and (V thn3 À 0.1) V. This ensures that the drain voltage magnitudes of the MOSFETs M p3 and M n3 (body voltage magnitudes of the MOSFETs M p1 and M n1 ) will have a value of þ0.1 V minimum, and À0.1 V maximum, respectively, when the transistor is conducting. This will limit forward body-bias in transistors M n1 and M p1 to 0.4 V. A forward bias greater than 0.4 V may trigger latch-up in a CMOS circuit [7] . When a low value signal is applied to V in , V out2 goes low. V out2 provides zero forward body-bias to the transistors of M n1 through M n3 operating in linear region and a forward bias of 0.4 V to M p1 through M p3 operating in saturation region. The substrate of transistor M n1 is biased at À0.5 V and its threshold voltage now corresponds to the value at zero substrate bias, V tho,n1 , while the substrate of transistor M p1 is biased at þ0.1 V with its threshold voltage corresponding to þ0.4 V forward-bias value, V th,p1 .
Transistor M p1 remains on and M n1 remains off until V in increases to a certain voltage V hl , at which output, V out1 switches from a high to a low value and V out2 switches from a low to a high value. Since M n1 substrate is zero body-bias, its threshold voltage V tho,n1 is higher than the value for forward body-bias. Hence, a higher voltage is needed to turn M n1 on. For a ramp input, this results in a time delay t 1 , as V out1 goes to a low value and V out2 goes to a high value of V DD . This provides a 0.4 V forward body bias to M n1 through the transistor M n3 operating in saturation at the end of the switching transient period. A zero bodybias is now provided to M p1 through the transistor M p3 operating in the linear region at the end of the switching transient. Transistor M p1 is now off and M n1 remains on until V in decreases to a certain voltage V lh , at which output, V out1 switches from low to high and V out2 switches from
. V out1 is buffered by an M p2 -M n2 inverter, which provides high fan-out capability. Thus, output is taken at the V out2 terminal. (Fig. 1) , and measured input-output waveform characteristics a Measured hysterisis characteristics (V out2 against V in ) of 1 V CMOS Schmitt trigger circuit in Fig. 1 b Measured input-output (V in -V out2 ) waveform characteristics x-axis ¼ 0.2 V=div., y-axis ¼ 0.2 V=div., V in ¼ À 0.5 to þ0.5 V The switching voltage V hl can be calculated using the following equations:
and,
where, p (b n =b p ) ¼ R, b n and b p are transconductance parameters of n-and p-MOSFETs, respectively. V tho,n is the zero substrate body-bias threshold voltage of the n-MOSFET, V th,p is forward substrate bodybias threshold voltage of the p-MOSFET, V DD is the supply voltage.
A similar analysis can be used to calculate V lh :
where, V th,n is the forward substrate body-bias threshold voltage of the n-MOSFET, jV tho,p j is the zero substrate body bias threshold voltage of the p-MOSFET. Hysteresis width V hw is calculated as follows: Figs. 3a and b show the measured hysterisis and input-output characteristics of a CMOS Schmitt trigger implemented in standard 1.5 mm CMOS process corresponding to the circuit of Fig. 1. Figs. 4a and b show similar characteristics for the circuit of Fig. 2 . The measured hysterisis width, V hw , is close 0.15 V and agrees with the corresponding calculated value of 0.15 V from (4), for 0.4 V forward body-bias and R ¼ 1.
Conclusion: CMOS Schmitt trigger circuits have been implemented in standard 1.5 mm CMOS process for operation at 1 and 0.4 V using the dynamic threshold technique. This method exploits lowering of the threshold voltage of a MOSFET under forward substrate body-bias. Measured hysterisis widths agree closely with the corresponding calculated value of 0.15 V. The proposed CMOS Schmitt trigger circuit is extremely useful in low-ultra-low voltage circuit applications.
